

Please type a plus sign (+) inside this box



Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

Approved for use through 09/30/2000. OMB 0651-0032  
Patent and Trademark Office U.S. DEPARTMENT OF COMMERCE

PTO/SB/05 (4/98)

# UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No.

042390.P8629

First Inventor or Application Identifier

Carl M. Ellison

Title

ATTESTATION KEY MEMORY DEVICE AND BUS

Express Mail Label No.

EL466333340US

## APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents

ADDRESS TO:

Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231

1. ☒ Fee Transmittal Form  
(Submit an original, and a duplicate for fee processing)

2. ☒ Specification [Total Pages 40]  
(preferred arrangement set forth below)

- Descriptive title of the invention
- Cross References to Related Applications
- Statement Regarding Fed sponsored R & D
- Reference to Microfiche Appendix
- Background of the invention
- Brief Summary of the invention
- Brief Description of the Drawings (if filed)
- Detailed Description
- Claim(s)
- Abstract of the Disclosure

3. ☒ Drawing(s) (35 U.S.C. 113) [Total Sheets 7]

4. Oath or Declaration [Total Pages 6]  
a. ☐ Newly executed (original copy)  
b. ☐ Copy from a prior application (37 C.F.R. § 1.63(d))  
(for continuation/divisional with Box 16 completed)

- i. ☐ DELETION OF INVENTOR(S)  
Signed statement attached deleting  
inventor(s) named in the prior application,  
see 37 CFR §§ 1.63(d)(2) and 1.33(b).

\*NOTE FOR ITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY  
SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED  
(37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS  
RELIED UPON (37 C.F.R. § 1.28).

5. ☐ Microfiche Computer Program (Appendix)

6. Nucleotide and/or Amino Acid Sequence Submission  
(if applicable, all necessary)

- a. ☐ Computer Readable Copy  
b. ☐ Paper Copy (identical to computer copy)  
c. ☐ Statement verifying identity of above copies

## ACCOMPANYING APPLICATION PARTS

7. ☐ Assignment Papers (cover sheet & document(s))  
8. ☐ 37 C.F.R. § 3.73(b) Statement ☐ Power of Attorney  
(when there is an assignee)  
9. ☐ English Translation Document (if applicable)  
10. ☐ Information Disclosure Statement (IDS)/PTO - 1449 ☐ Copies of IDS Citations  
11. ☐ Preliminary Amendment  
12. ☒ Return Receipt Postcard (MPEP 503)  
(Should be specifically itemized)  
13. ☐ \*Small Entity Statement(s) ☐ Statement filed in prior application,  
Status still proper and desired  
14. ☐ Certified Copy of Priority Document(s)  
(if foreign priority is claimed)  
15. ☐ Other: \_\_\_\_\_

16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No: \_\_\_\_\_

Prior application Information: Examiner \_\_\_\_\_

Group/Art Unit: \_\_\_\_\_

For CONTINUATION or DIVISIONAL APPS only. The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

## 17. CORRESPONDENCE ADDRESS

☐ Customer Number of Bar Code Label

(Insert Customer No. or Attach bar code label here)

or ☒ Correspondence address below

Name

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Address

12400 Wilshire Boulevard, Seventh Floor

City

Los Angeles

State

California

Zip Code

90025

Country

U.S.A.

Telephone

(714) 557-3800

Fax

(714) 557-3347

Name (Print/Type)

Thinh V. Nguyen, Reg. No. 42,034

Signature

Date

03/31/00

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

Our Ref. No. 042390.P8629  
Express Mail No.: EL466333340US

UNITED STATES PATENT APPLICATION

FOR

**ATTESTATION KEY MEMORY DEVICE AND BUS**

INVENTORS:

Carl M. Ellison  
Roger A. Golliver  
Howard C. Herbert  
Derrick C. Lin  
Francis X. McKeen  
Gil Neiger  
Ken Reneris  
James A. Sutton  
Shreekant S. Thakkar  
Millind Mittal

PREPARED BY:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP  
12400 Wilshire Blvd., 7th Floor  
Los Angeles, CA 90025-1026  
(714) 557-3800

## **BACKGROUND**

### **1. Field of the Invention**

This invention relates to microprocessors. In particular, the invention relates to processor security.

### **2. Description of Related Art**

Advances in microprocessor and communication technologies have opened up many opportunities for applications that go beyond the traditional ways of doing business. Electronic commerce (E-commerce) and business-to-business (B2B) transactions are now becoming popular, reaching the global markets at a fast rate. Unfortunately, while modern microprocessor systems provide users convenient and efficient methods of doing business, communicating and transacting, they are also vulnerable to unscrupulous attacks. Examples of these attacks include virus, intrusion, security breach, and tampering, to name a few. Computer security, therefore, is becoming more and more important to protect the integrity of the computer systems and increase the trust of users.

Threats caused by unscrupulous attacks may be in a number of forms. Attacks may be remote without requiring physical accesses. An invasive remote-launched attack by hackers may disrupt the normal operation of a system connected to thousands or even millions of users. A virus program may corrupt code and/or data of a single-user platform.

Existing techniques to protect against attacks have a number of drawbacks. Anti-virus programs can only scan and detect known viruses. Most anti-virus programs use a weak policy in which a file or program is assumed good until proved bad. For many

security applications, this weak policy may not be appropriate. In addition, most anti-virus programs are used locally where they are resident in the platform. This may not be suitable in a group work environment. Security co-processors or smart cards using cryptographic or other security techniques have limitations in speed performance, memory capacity, and flexibility. Redesigning operating systems creates software compatibility issues and causes tremendous investment in development efforts.

## **BRIEF DESCRIPTION OF THE DRAWINGS**

The features and advantages of the present invention will become apparent from the following detailed description of the present invention in which:

5      Figure 1A is a diagram illustrating a logical architecture according to one embodiment of the invention.

Figure 1B is a diagram illustrating accessibility of various elements in the operating system and the processor according to one embodiment of the invention.

Figure 1C is a diagram illustrating a computer system in which one embodiment of the invention can be practiced.

10      Figure 2 is a diagram illustrating the token bus interface shown in Figure 1C according to one embodiment of the invention.

Figure 3 is a diagram illustrating the configuration storage shown in Figure 2 according to one embodiment of the invention.

15      Figure 4 is a diagram illustrating the signing operation shown in Figure 3 according to one embodiment of the invention.

Figure 5 is a diagram illustrating the status register shown in Figure 3 according to one embodiment of the invention.

## DETAILED DESCRIPTION

In the following description, for purposes of explanation, numerous details are set forth in order to provide a thorough understanding of the present invention. However, it will be apparent to one skilled in the art that these specific details are not required in order to practice the present invention. In other instances, well-known electrical structures and circuits are shown in block diagram form in order not to obscure the present invention.

## ARCHITECTURE OVERVIEW

One principle for providing security in a computer system or platform is the concept of an isolated execution architecture. The isolated execution architecture includes logical and physical definitions of hardware and software components that interact directly or indirectly with an operating system of the computer system or platform. An operating system and the processor may have several levels of hierarchy, referred to as rings, corresponding to various operational modes. A ring is a logical division of hardware and software components that are designed to perform dedicated tasks within the operating system. The division is typically based on the degree or level of privilege, namely, the ability to make changes to the platform. For example, a ring-0 is the innermost ring, being at the highest level of the hierarchy. Ring-0 encompasses the most critical, privileged components. In addition, modules in Ring-0 can also access to lesser privileged data, but not vice versa. Ring-3 is the outermost ring, being at the lowest level of the hierarchy. Ring-3 typically encompasses users or applications level and has the least privilege. Ring-1 and ring-2 represent the intermediate rings with decreasing levels of privilege.

Figure 1A is a diagram illustrating a logical operating architecture 50 according to one embodiment of the invention. The logical operating architecture 50 is an abstraction

of the components of an operating system and the processor. The logical operating architecture 50 includes ring-0 10, ring-1 20, ring-2 30, ring-3 40, and a processor nub loader 52. The processor nub loader 52 is an instance of an processor executive (PE) handler. The PE handler is used to handle and/or manage a processor executive (PE) as will be discussed later. The logical operating architecture 50 has two modes of operation: normal execution mode and isolated execution mode. Each ring in the logical operating architecture 50 can operate in both modes. The processor nub loader 52 operates only in the isolated execution mode.

Ring-0 10 includes two portions: a normal execution Ring-0 11 and an isolated execution Ring-0 15. The normal execution Ring-0 11 includes software modules that are critical for the operating system, usually referred to as kernel. These software modules include primary operating system (e.g., kernel) 12, software drivers 13, and hardware drivers 14. The isolated execution Ring-0 15 includes an operating system (OS) nub 16 and a processor nub 18. The OS nub 16 and the processor nub 18 are instances of an OS executive (OSE) and processor executive (PE), respectively. The OSE and the PE are part of executive entities that operate in a secure environment associated with the isolated area 70 and the isolated execution mode. The processor nub loader 52 is a protected bootstrap loader code held within a chipset in the system and is responsible for loading the processor nub 18 from the processor or chipset into an isolated area as will be explained later.

Similarly, ring-1 20, ring-2 30, and ring-3 40 include normal execution ring-1 21, ring-2 31, ring-3 41, and isolated execution ring-1 25, ring-2 35, and ring-3 45, respectively. In particular, normal execution ring-3 includes N applications  $42_1$  to  $42_N$  and isolated execution ring-3 includes K applets  $46_1$  to  $46_K$ .

One concept of the isolated execution architecture is the creation of an isolated region in the system memory, referred to as an isolated area, which is protected by both the processor and chipset in the computer system. The isolated region may also be in cache memory, protected by a translation look aside (TLB) access check. Access to this isolated region is permitted only from a front side bus (FSB) of the processor, using special bus (e.g., memory read and write) cycles, referred to as isolated read and write cycles. The special bus cycles are also used for snooping. The isolated read and write cycles are issued by the processor executing in an isolated execution mode. The isolated execution mode is initialized using a privileged instruction in the processor, combined with the processor nub loader 52. The processor nub loader 52 verifies and loads a ring-0 nub software module (e.g., processor nub 18) into the isolated area. The processor nub 18 provides hardware-related services for the isolated execution.

One task of the processor nub 18 is to verify and load the ring-0 OS nub 16 into the isolated area, and to generate the root of a key hierarchy unique to a combination of the platform, the processor nub 18, and the operating system nub 16. The operating system nub 16 provides links to services in the primary OS 12 (e.g., the unprotected segments of the operating system), provides page management within the isolated area, and has the responsibility for loading ring-3 application modules 45, including applets 46<sub>1</sub> to 46<sub>k</sub>, into protected pages allocated in the isolated area. The operating system nub 16 may also load ring-0 supporting modules.

The operating system nub 16 may choose to support paging of data between the isolated area and ordinary (e.g., non-isolated) memory. If so, then the operating system nub 16 is also responsible for encrypting and hashing the isolated area pages before evicting the page to the ordinary memory, and for checking the page contents upon restoration of the page. The isolated mode applets 46<sub>1</sub> to 46<sub>k</sub> and their data are tamper-resistant and monitor-resistant from all software attacks from other applets, as well as



from non-isolated-space applications (e.g., 42<sub>1</sub> to 42<sub>N</sub>), dynamic link libraries (DLLs), drivers and even the primary operating system 12. Only the processor nub 18 or the operating system nub 16 can interfere with or monitor the applet's execution.

Figure 1B is a diagram illustrating accessibility of various elements in the operating system 10 and the processor according to one embodiment of the invention. For illustration purposes, only elements of ring-0 10 and ring-3 40 are shown. The various elements in the logical operating architecture 50 access an accessible physical memory 60 according to their ring hierarchy and the execution mode.

The accessible physical memory 60 includes an isolated area 70 and a non-isolated area 80. The isolated area 70 includes applet pages 72 and nub pages 74. The non-isolated area 80 includes application pages 82 and operating system pages 84. The isolated area 70 is accessible only to elements of the operating system and processor operating in isolated execution mode. The non-isolated area 80 is accessible to all elements of the ring-0 operating system and to the processor.

The normal execution ring-0 11 including the primary OS 12, the software drivers 13, and the hardware drivers 14, can access both the OS pages 84 and the application pages 82. The normal execution ring-3, including applications 42<sub>1</sub> to 42<sub>N</sub>, can access only to the application pages 82. Both the normal execution ring-0 11 and ring-3 41, however, cannot access the isolated area 70.

The isolated execution ring-0 15, including the OS nub 16 and the processor nub 18, can access to both of the isolated area 70, including the applet pages 72 and the nub pages 74, and the non-isolated area 80, including the application pages 82 and the OS pages 84. The isolated execution ring-3 45, including applets 46<sub>1</sub> to 46<sub>K</sub>, can access only to the application pages 82 and the applet pages 72. The applets 46<sub>1</sub> to 46<sub>K</sub> reside in the isolated area 70.

Figure 1C is a diagram illustrating a computer system 100 in which one embodiment of the invention can be practiced. The computer system 100 includes a processor 110, a host bus 120, a memory controller hub (MCH) 130, a system memory 140, an input/output controller hub (ICH) 150, a non-volatile memory, or system flash, 160, a mass storage device 170, input/output devices 175, a token bus 180, a motherboard (MB) token 182, a reader 184, and a token 186. The MCH 130 may be integrated into a chipset that integrates multiple functionalities such as the isolated execution mode, host-to-peripheral bus interface, memory control. Similarly, the ICH 150 may also be integrated into a chipset together or separate from the MCH 130 to perform I/O functions. For clarity, not all the peripheral buses are shown. It is contemplated that the system 100 may also include peripheral buses such as Peripheral Component Interconnect (PCI), accelerated graphics port (AGP), Industry Standard Architecture (ISA) bus, and Universal Serial Bus (USB), etc.

The processor 110 represents a central processing unit of any type of architecture, such as complex instruction set computers (CISC), reduced instruction set computers (RISC), very long instruction word (VLIW), or hybrid architecture. In one embodiment, the processor 110 is compatible with an Intel Architecture (IA) processor, such as the Pentium™ series, the IA-32™ and the IA-64™. The processor 110 includes a normal execution mode 112 and an isolated execution circuit 115. The normal execution mode 112 is the mode in which the processor 110 operates in a non-secure environment, or a normal environment without the security features provided by the isolated execution mode. The isolated execution circuit 115 provides a mechanism to allow the processor 110 to operate in an isolated execution mode. The isolated execution circuit 115 provides hardware and software support for the isolated execution mode. This support includes configuration for isolated execution, definition of an isolated area, definition (e.g.,

decoding and execution) of isolated instructions, generation of isolated access bus cycles, and generation of isolated mode interrupts.

In one embodiment, the computer system 100 can be a single processor system, such as a desktop computer, which has only one main central processing unit, e.g.

5 processor 110. In other embodiments, the computer system 100 can include multiple processors, e.g. processors 110, 110a, 110b, etc., as shown in Figure 1C. Thus, the computer system 100 can be a multi-processor computer system having any number of processors. For example, the multi-processor computer system 100 can operate as part of a server or workstation environment. The basic description and operation of processor  
10 110 will be discussed in detail below. It will be appreciated by those skilled in the art that the basic description and operation of processor 110 applies to the other processors 110a and 110b, shown in Figure 1C, as well as any number of other processors that may be utilized in the multi-processor computer system 100 according to one embodiment of the present invention.

15 The processor 110 may also have multiple logical processors. A logical processor, sometimes referred to as a thread, is a functional unit within a physical processor having an architectural state and physical resources allocated according to some partitioning policy. Within the context of the present invention, the terms “thread” and “logical processor” are used to mean the same thing. A multi-threaded processor is a  
20 processor having multiple threads or multiple logical processors. A multi-processor system (e.g., the system comprising the processors 110, 110a, and 110b) may have multiple multi-threaded processors.

The host bus 120 provides interface signals to allow the processor 110 or processors 110, 100a, and 110b to communicate with other processors or devices, e.g.,  
25 the MCH 130. In addition to normal mode, the host bus 120 provides an isolated access

bus mode with corresponding interface signals for memory read and write cycles when the processor 110 is configured in the isolated execution mode. The isolated access bus mode is asserted on memory accesses initiated while the processor 110 is in the isolated execution mode. The isolated access bus mode is also asserted on instruction pre-fetch and cache write-back cycles if the address is within the isolated area address range and the processor 110 is initialized in the isolated execution mode. The processor 110 responds to snoop cycles to a cached address within the isolated area address range if the isolated access bus cycle is asserted and the processor 110 is initialized into the isolated execution mode.

10           The MCH 130 provides control and configuration of memory and input/output devices such as the system memory 140 and the ICH 150. The MCH 130 provides interface circuits to recognize and service isolated access assertions on memory reference bus cycles, including isolated memory read and write cycles. In addition, the MCH 130 has memory range registers (e.g., base and length registers) to represent the isolated area in the system memory 140. Once configured, the MCH 130 aborts any access to the isolated area that does not have the isolated access bus mode asserted.

          The system memory 140 stores system code and data. The system memory 140 is typically implemented with dynamic random access memory (DRAM) or static random access memory (SRAM). The system memory 140 includes the accessible physical memory 60 (shown in Figure 1B). The accessible physical memory includes a loaded operating system 142, the isolated area 70 (shown in Figure 1B), and an isolated control and status space 148. The loaded operating system 142 is the portion of the operating system that is loaded into the system memory 140. The loaded OS 142 is typically loaded from a mass storage device via some boot code in a boot storage such as a boot read only memory (ROM). The isolated area 70, as shown in Figure 1B, is the memory area that is defined by the processor 110 when operating in the isolated execution mode.

Access to the isolated area 70 is restricted and is enforced by the processor 110 and/or the MCH 130 or other chipset that integrates the isolated area functionalities. The isolated control and status space 148 is an input/output (I/O)-like, independent address space defined by the processor 110 and/or the MCH 130. The isolated control and status space 148 contains mainly the isolated execution control and status registers. The isolated control and status space 148 does not overlap any existing address space and is accessed using the isolated bus cycles. The system memory 140 may also include other programs or data which are not shown.

The ICH 150 represents a known single point in the system having the isolated execution functionality. For clarity, only one ICH 150 is shown. The system 100 may have many ICH's similar to the ICH 150. When there are multiple ICH's, a designated ICH is selected to control the isolated area configuration and status. In one embodiment, this selection is performed by an external strapping pin. As is known by one skilled in the art, other methods of selecting can be used, including using programmable configuring registers. The ICH 150 has a number of functionalities that are designed to support the isolated execution mode in addition to the traditional I/O functions. In particular, the ICH 150 includes an isolated bus cycle interface 152, the processor nub loader 52 (shown in Figure 1A), a digest memory 154, a cryptographic key storage 155, an isolated execution logical processor manager 156, and a token bus interface 159.

The isolated bus cycle interface 152 includes circuitry to interface to the isolated bus cycle signals to recognize and service isolated bus cycles, such as the isolated read and write bus cycles. The processor nub loader 52, as shown in Figure 1A, includes a processor nub loader code and its digest (e.g., hash) value. The processor nub loader 52 is invoked by execution of an appropriate isolated instruction (e.g., Iso\_Init) and is transferred to the isolated area 70. From the isolated area 80, the processor nub loader 52 copies the processor nub 18 from the system flash memory (e.g., the processor nub code

18 in non-volatile memory 160) into the isolated area 70, verifies and logs its integrity, and manages a symmetric key used to protect the processor nub's secrets. In one embodiment, the processor nub loader 52 is implemented in read only memory (ROM). For security purposes, the processor nub loader 52 is unchanging, tamper-resistant and non-substitutable. The digest memory 154, typically implemented in RAM, stores the digest (e.g., hash) values of the loaded processor nub 18, the operating system nub 16, and any other critical modules (e.g., ring-0 modules) loaded into the isolated execution space. The cryptographic key storage 155 holds a symmetric encryption/decryption key that is unique for the platform of the system 100. In one embodiment, the cryptographic key storage 155 includes internal fuses that are programmed at manufacturing. Alternatively, the cryptographic key storage 155 may also be created with a random number generator and a strap of a pin. The isolated execution logical processor manager 156 manages the operation of logical processors operating in isolated execution mode. In one embodiment, the isolated execution logical processor manager 156 includes a logical processor count register that tracks the number of logical processors participating in the isolated execution mode. The token bus interface 159 interfaces to the token bus 180. A combination of the processor nub loader digest, the processor nub digest, the operating system nub digest, and optionally additional digests, represents the overall isolated execution digest, referred to as isolated digest. The isolated digest is a fingerprint identifying the ring-0 code controlling the isolated execution configuration and operation. The isolated digest is used to attest or prove the state of the current isolated execution.

The non-volatile memory 160 stores non-volatile information. Typically, the non-volatile memory 160 is implemented in flash memory. The non-volatile memory 160 includes the processor nub 18. The processor nub 18 provides the initial set-up and low-level management of the isolated area 70 (in the system memory 140), including verification, loading, and logging of the operating system nub 16, and the management of

the symmetric key used to protect the operating system nub's secrets. The processor nub 18 may also provide application programming interface (API) abstractions to low-level security services provided by other hardware. The processor nub 18 may also be distributed by the original equipment manufacturer (OEM) or operating system vendor (OSV) via a boot disk.

The mass storage device 170 stores archive information such as code (e.g., processor nub 18), programs, files, data, applications (e.g., applications 42<sub>1</sub> to 42<sub>N</sub>), applets (e.g., applets 46<sub>1</sub> to 46<sub>K</sub>) and operating systems. The mass storage device 170 may include compact disk (CD) ROM 172, floppy diskettes 174, and hard drive 176, and any other magnetic or optical storage devices. The mass storage device 170 provides a mechanism to read machine-readable media. When implemented in software, the elements of the present invention are the code segments to perform the necessary tasks. The program or code segments can be stored in a processor readable medium or transmitted by a computer data signal embodied in a carrier wave, or a signal modulated by a carrier, over a transmission medium. The "processor readable medium" may include any medium that can store or transfer information. Examples of the processor readable medium include an electronic circuit, a semiconductor memory device, a ROM, a flash memory, an erasable programmable ROM (EPROM), a floppy diskette, a compact disk CD-ROM, an optical disk, a hard disk, a fiber optical medium, a radio frequency (RF) link, etc. The computer data signal may include any signal that can propagate over a transmission medium such as electronic network channels, optical fibers, air, electromagnetic, RF links, etc. The code segments may be downloaded via computer networks such as the Internet, an Intranet, etc.

I/O devices 175 may include any I/O devices to perform I/O functions. Examples of I/O devices 175 include a controller for input devices (e.g., keyboard, mouse, trackball,

pointing device), media card (e.g., audio, video, graphics), a network card, and any other peripheral controllers.

The token bus 180 provides an interface between the ICH 150 and various tokens in the system. A token is a device that performs dedicated input/output functions with security functionalities. A token has characteristics similar to a smart card, including at least one reserved-purpose public/private key pair and the ability to sign data with the private key. Examples of tokens connected to the token bus 180 include a motherboard token 182, a token reader 184, and other portable tokens 186 (e.g., smart card). The token bus interface 159 in the ICH 150 connects through the token bus 180 to the ICH 150 and ensures that when commanded to prove the state of the isolated execution, the corresponding token (e.g., the motherboard token 182, the token 186) signs only valid isolated digest information. For purposes of security, the token should be connected to the digest memory.

#### ATTESTATION KEY MEMORY (AKM) DEVICE AND BUS

In an embodiment of the present invention, a technique is provided for remote attestation. The remote attestation is performed by a device operating in a remote manner with respect to the MCH 130 and the ICH 150 (Figure 1C). Examples of this device include one of the tokens 186. This device is referred to as an attestation key memory (AKM) device. This remote attestation is performed by using a public-private key pair to attest that the isolated execution mode is running with a particular software configuration. Depending on the need of the software utilizing the attestation, the results can be bonded to the platform embodying the secure environment such that future attestation is not required unless there is a significant change in the software configuration. The AKM device contains one or more key pair and may be inserted into the platform by the end user needed to perform the attestation.



The AKM device provide a simple model for users to understand when there are privacy and anonymity issues. It produces a tangible device that can be used to draw attention to the otherwise obscure investment going into security. In addition, the AKM device offers some advantages and benefits over a non-pluggable device approach.

5           The benefits of using an AKM device includes: distribution of the private key, replacement or removal of the private key if desired, usage of more than one key if desired, remote verification of software on an unknown machine by a remote server, provision of value-added features via the interface bus (e.g., the token bus 180 shown in Figure 1C).

10           In an embodiment of the present invention, an interface maps a device (e.g., the AKM device) via a bus (e.g., the token bus 180 shown in Figure 1C) to an address space of a chipset (e.g., the ICH 150 shown in Figure 1C) in a secure environment for an isolated execution mode. The secure environment is associated with an isolated memory area accessible by at least one processor. The at least one processor operates in one of a  
15           normal execution mode and the isolated execution mode. A communication storage corresponding to the address space allows the device to exchange security information with the at least one processor in the isolated execution mode in a remote attestation.

Figure 2 is a diagram illustrating the token bus interface 159 shown in Figure 1C according to one embodiment of the invention. The token bus interface 159 includes an  
20           interface 210, a communication storage 220, and a chipset storage 270.

The interface 210 provides an interface between an external device (e.g., the tokens 186 shown in Figure 1C) coupled to the token bus 180 (Figure 1C and the chipset (e.g., the ICH 150). The interface 210 includes a decoder 212. The decoder 212 decodes the address space onto the bus 180 so that an access to the chipset is passed to the device.

Typically the address space is a subset of the address space of the chipset 150. In addition, the decoder 212 allows the device 186 to access the chipset storage 270.

The communication storage 220 is mapped to the address space and allows the device 186 to exchange security information with the chipset 150 or the processor 110.

5 The communication storage 220 includes a configuration storage 230, a status register 240, a command register 250, and an input/output block (IOB) 260. The configuration storage 230 stores configuration information 232. The status register 240 stores device status 242. The command register 250 stores device command 252. The IOB 260 stored input data 262 and output data 264.

10 The chipset storage 270 stores chipset information such as the system digest in the digest memory 154 (Figure 1C). In particular, the chipset storage 270 includes a processor nub loader hash 272, a chipset hash log 274, a software hash 276, and a nonce 278. The processor nub loader hash 272 and the chipset hash log 274 can be read directly by the AKM device 186 and cannot be intercepted by the running software. The  
15 software hash 276 and the nonce 278 are provided by the processor nub 18 (Figure 1A).

Figure 3 is a diagram illustrating the configuration storage 230 shown in Figure 2 according to one embodiment of the invention. The configuration storage 230 includes a manufacturer identifier 310, a revision identifier 320, an interface set identifier 330, a static public key 340, and a static key certificate 350. The configuration storage includes  
20 a plurality of sub-storages (e.g., public key storage, key certificate storage, interface set storage, revision storage). Typically, the configuration storage 230 is read-only.

The manufacturer identifier 310 identifies the manufacturer of the AKM device 186. The revision identifier 320 provides a revision number of the AKM device 186. The interface set identifier 330 identifies the interface set that is supported by the device

186. The static public key 340 is a public key with a short key identification. The key certificate 350 is a key certificate with a short key identification.

The interface set identified by the interface set identifier 330 identifies may include an initialization set 360, an attestation set 370, and a device interface set 380. For  
5 a typical remote attestation, the initialization set 360 is needed. The initialization set 360 may be hardcoded and is used to reset and initialize the device. The initialization set 360 includes an idle state 362, a reset command 364, a connect command 366, and a reserved operation 368. The idle state 362 indicates that the device is not performing any meaningful operation and is idle. The reset command 364 causes the device to reset and  
10 perform a self-test operation. The connect command 366 sets the connect bit in the status register 240. The reserved operation 368 is to be reserved for other operations or commands or for non-implemented operation. A command that corresponds to the reserved operation 368 results in a “not-supported” error.

The attestation set 370 includes a signing operation 372, a public key enumeration  
15 374, and a key certificate enumeration 376. The signing operation 372 provides the remote attestation to verify the validity of the platform running a particular software in the secure environment. The public key enumeration 374 enumerates any additional public keys that are not part of the static configuration information 232 (shown in Figure 2). The key certificate enumeration 376 enumerates any additional key certificates that  
20 are not part of the static configuration information 232 (shown in Figure 2).

The device interface set 380 is any additional interface set that can be supported by the AKM device in addition to the initialization set 360 and the attestation set 370.

When the device receives a command, it performs the operation as specified. During this time, the device may update the status register to report any conditions.  
25 When the operation is completed, the device writes the result in the IOB 260, clears a

time estimate in the status register (discussed below), and clears the command register. When the host processor 110 polls the command register, a zero value indicates the device is idle. The processor 110 then can check the status register 240 for any device fatal error. If there is no fatal error, the host then reads the results from the IOB 260.

5           Figure 4 is a diagram illustrating the signing operation 372 shown in Figure 3 according to one embodiment of the invention. The signing operation 372 includes a hash function 410 and a cryptographic function 420.

          The hash function 410 performs hashing on the processor nub loader hash 272, the chipset hash log 274, the software hash 276, and the nonce 278. The result of this  
10   hashing operation is then encrypted by the cryptographic function 420 using the private key 280 stored in the chipset. The result of the encryption becomes the output data 264 to be stored in the IOB 260. When the signing operation 372 is complete, the processor nub 18 retrieves the result from the IOB 260.

          Figure 5 is a diagram illustrating the status register shown in Figure 3 according  
15   to one embodiment of the invention. The status register 240 includes a self-test field 510, a connection field 520, an estimate field 530, and a reserved field 540.

          The self-test field 510 provides a result of the self-test operation in response to the reset command. The result may include a failure. When there is a failure, all results from the device are ignored. This failure code is typically reset by a reset command or a  
20   system reset. The connection field 520 indicates that the device is responsive to the connect command. The estimate field 530 provides an estimate in some time unit (e.g., milliseconds) to indicate how long a current operation is expected to take. For example, a value zero indicates that it is less than a millisecond to complete. The reserved field 540 is reserved for future use.

While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications of the illustrative embodiments, as well as other embodiments of the invention, which are apparent to persons skilled in the art to which the invention pertains  
5 are deemed to lie within the spirit and scope of the invention.

042390.P8629

What is claimed is:

1           1.       An apparatus comprising:  
2           an interface to map a device via a bus to an address space of a chipset in a secure  
3       environment for an isolated execution mode, the secure environment being associated  
4       with an isolated memory area accessible by at least one processor, the at least one  
5       processor operating in one of a normal execution mode and the isolated execution mode;  
6       and

7           a communication storage corresponding to the address space to allow the device  
8       to exchange security information with the at least one processor in the isolated execution  
9       mode in a remote attestation.

1           2.       The apparatus of claim 1 wherein the security information includes at least  
2       one of a static public key and a static key certificate.

1           3.       The apparatus of claim 2 wherein the interface comprises:  
2           a decoder to decode the address space onto the bus so that an access to the chipset  
3       is passed to the device.

1           4.       The apparatus of claim 3 wherein the device accesses a chipset storage via  
2       the address space.

1           5.       The apparatus of claim 4 wherein the communication storage comprises:  
2           a configuration storage to store device configuration information.

1           6.       The apparatus of claim 5 wherein the communication storage further  
2 comprises:  
3           a status register to store device status of the device;  
4           a command register to store a device command for a command interface set; and  
5           an input/output block (IOB) to store input and output data corresponding to the  
6 command.

1           7.       The apparatus of claim 6 wherein the configuration storage comprises:  
2           a public key storage to store the static public key;  
3           a key certificate storage to store the static key certificate; and  
4           an interface set storage to store an interface set identifier, the interface set  
5 identifier identifying a command interface set supported by the device.

1           8.       The apparatus of claim 7 wherein the configuration storage further  
2 comprises:

3 a manufacturer identifier storage to store a manufacturer identifier; and  
4 a revision storage to store a revision identifier.

1 9. The apparatus of claim 7 wherein the command interface set is an  
2 initialization set, the initialization set supporting a reset command and a connect  
3 command.

1 10. The apparatus of claim 7 wherein the command interface set is an  
2 attestation set, the attestation set performing at least one of a public key enumeration, a  
3 key certificate enumeration, and a signing operation.

1 11. The apparatus of claim 10 wherein the status register comprises:  
2 a connection field to provide a connection status to indicate that the device is  
3 responsive to the connect command; and  
4 an estimate field to provide an estimate of processing time for an operation  
5 specified in the command.

1 12. The apparatus of claim 11 wherein the status register further comprises:  
2 a self-test field to indicate status of a self test in response to the reset command.



1           13.    The apparatus of claim 10 wherein the public key enumeration enumerates  
2   an additional public key other than the static public key.

1           14.    The apparatus of claim 10 wherein the key certificate enumeration  
2   enumerates an additional key certificate other than the static key certificate.

1           15.    The apparatus of claim 10 wherein the sign operation generates a signature  
2   to attest validity of the secure environment using a private key provided by the chipset.

1           16.    The apparatus of claim 15 wherein the signature corresponds to signing a  
2   chipset parameter.

1           17.    The apparatus of claim 16 wherein the chipset parameter is one of a  
2   chipset isolated nub loader hash, a chipset isolated hash log, a software hash, and a nonce.

1           18.    The apparatus of claim 17 wherein the chipset isolated nub loader hash  
2   and the chipset isolated hash log are stored in the chipset storage.

1           19.     The apparatus of claim 18 wherein the software hash and the nonce are  
2     provided by a process nub.

1           20.     The apparatus of claim 19 wherein the output data include the signature.

1           21.     A method comprising:

2                 mapping a device via a bus to an address space of a chipset in a secure  
3     environment for an isolated execution mode, the secure environment being associated  
4     with an isolated memory area accessible by at least one processor, the at least one  
5     processor operating in one of a normal execution mode and the isolated execution mode;  
6     and

7                 exchanging security information between the device and the at least one processor  
8     in the isolated execution mode in a remote attestation via a communication storage  
9     corresponding to the address space.

1           22.     The method of claim 21 wherein the security information includes at least  
2     one of a static public key and a static key certificate.

1           23.     The method of claim 22 wherein mapping comprises:

2            decoding the address space onto the bus so that an access to the chipset is passed  
3    to the device.

1            24.    The method of claim 23 wherein the device accesses a chipset storage via  
2    the address space.

1            25.    The method of claim 24 wherein exchanging comprises:  
2            storing device configuration information in a configuration storage.

1            26.    The method of claim 25 wherein exchanging further comprises:  
2            storing device status of the device in a status register;  
3            performing a device command corresponding to a command interface set to a  
4    command register; and  
5            storing input and output data corresponding to the command in an input/output  
6    block (IOB).

1            27.    The method of claim 26 wherein storing in the configuration storage  
2    comprises:  
3            storing the static public key in a public key storage;

4 storing the static key certificate in a key certificate storage; and  
5 storing an interface set identifier in an interface set storage, the interface set  
6 identifier identifying a command interface set supported by the device.

1 28. The method of claim 27 wherein storing in the configuration storage  
2 further comprises:

3 storing a manufacturer identifier in a manufacturer identifier storage; and  
4 storing a revision identifier in a revision storage.

1 29. The method of claim 27 wherein performing the device command  
2 comprises performing a reset command and a connect command corresponding to an  
3 initialization set.

1 30. The method of claim 27 wherein performing the device command  
2 comprises performing at least one of a public key enumeration, a key certificate  
3 enumeration, and a signing operation, the public key enumeration, the key certificate  
4 enumeration, and the signing operation corresponding to an attestation set.

1 31. The method of claim 30 wherein storing the device status comprises:

2 providing a connection status to indicate that the device is responsive to the  
3 connect command; and

4 providing an estimate of processing time for an operation specified in the  
5 command.

1 32. The method of claim 31 wherein storing the device status further  
2 comprises:

3 indicating status of a self test in response to the reset command.

1 33. The method of claim 30 wherein performing the public key enumeration  
2 comprises enumerating an additional public key other than the static public key.

1 34. The method of claim 30 wherein performing the key certificate  
2 enumeration comprises enumerating an additional key certificate other than the static key  
3 certificate.

1 35. The method of claim 30 wherein performing the sign operation comprises  
2 generating a signature to attest validity of the secure environment using a private key  
3 provided by the chipset.

1           36.     The method of claim 35 wherein the signature corresponds to signing a  
2     chipset parameter.

1           37.     The method of claim 36 wherein the chipset parameter is one of a chipset  
2     isolated nub loader hash, a chipset isolated hash log, a software hash, and a nonce.

1           38.     The method of claim 37 wherein the chipset isolated nub loader hash and  
2     the chipset isolated hash log are stored in the chipset storage.

1           39.     The method of claim 38 wherein the software hash and the nonce are  
2     provided by a process nub.

1           40.     The method of claim 39 wherein the output data include the signature.

1           41.     A computer program product comprising:  
2             a machine readable medium having program code embedded therein, the  
3     computer program product comprising:

4 computer readable program code for mapping a device via a bus to an address  
5 space of a chipset in a secure environment for an isolated execution mode, the secure  
6 environment being associated with an isolated memory area accessible by at least one  
7 processor, the at least one processor operating in one of a normal execution mode and the  
8 isolated execution mode; and

9 computer readable program code for exchanging security information between the  
10 device and the at least one processor in the isolated execution mode in a remote  
11 attestation via a communication storage corresponding to the address space.

1 42. The computer program product of claim 41 wherein the security  
2 information includes at least one of a static public key and a static key certificate.

1 43. The computer program product of claim 42 wherein the computer readable  
2 program code for mapping comprises:

3 computer readable program code for decoding the address space onto the bus so  
4 that an access to the chipset is passed to the device.

1 44. The computer program product of claim 43 wherein the device accesses a  
2 chipset storage via the address space.

1           45.     The computer program product of claim 44 wherein the computer readable  
2     program code for exchanging comprises:

3           computer readable program code for storing device configuration information in a  
4     configuration storage.

1           46.     The computer program product of claim 45 wherein the computer readable  
2     program code for exchanging further comprises:

3           computer readable program code for storing device status of the device in a status  
4     register;

5           computer readable program code for performing a device command corresponding  
6     to a command interface set to a command register; and

7           computer readable program code for storing input and output data corresponding  
8     to the command in an input/output block (IOB).

1           47.     The computer program product of claim 46 wherein the computer readable  
2     program code for storing in the configuration storage comprises:

3           computer readable program code for storing the static public key in a public key  
4     storage;



5 computer readable program code for storing the static key certificate in a key  
6 certificate storage; and

7 computer readable program code for storing an interface set identifier in an  
8 interface set storage, the interface set identifier identifying a command interface set  
9 supported by the device.

1 48. The computer program product of claim 47 wherein the computer readable  
2 program code for storing in the configuration storage further comprises:

3 computer readable program code for storing a manufacturer identifier in a  
4 manufacturer identifier storage; and

5 computer readable program code for storing a revision identifier in a revision  
6 storage.

1 49. The computer program product of claim 47 wherein the computer readable  
2 program code for performing the device command comprises performing a reset  
3 command and a connect command corresponding to an initialization set.

1 50. The computer program product of claim 47 wherein the computer readable  
2 program code for performing the device command comprises performing at least one of a  
3 public key enumeration, a key certificate enumeration, and a signing operation, the public  
4 key enumeration, the key certificate enumeration, and the signing operation  
5 corresponding to an attestation set.

1           51.     The computer program product of claim 50 wherein the computer readable  
2     program code for storing the device status comprises:  
  
3           computer readable program code for providing a connection status to indicate that  
4     the device is responsive to the connect command; and  
  
5           computer readable program code for providing an estimate of processing time for  
6     an operation specified in the command.

1           52.     The computer program product of claim 51 wherein the computer readable  
2     program code for storing the device status further comprises:  
  
3           computer readable program code for indicating status of a self test in response to  
4     the reset command.

1           53.     The computer program product of claim 50 wherein the computer readable  
2     program code for performing the public key enumeration comprises enumerating an  
3     additional public key other than the static public key.

1           54.     The computer program product of claim 50 wherein the computer readable  
2     program code for performing the key certificate enumeration comprises enumerating an  
3     additional key certificate other than the static key certificate.

1           55.     The computer program product of claim 50 wherein the computer readable  
2     program code for performing the sign operation comprises generating a signature to attest  
3     validity of the secure environment using a private key provided by the chipset.

1           56.     The computer program product of claim 55 wherein the signature  
2     corresponds to signing a chipset parameter.

1           57.     The computer program product of claim 56 wherein the chipset parameter  
2     is one of a chipset isolated nub loader hash, a chipset isolated hash log, a software hash,  
3     and a nonce.

1           58.     The computer program product of claim 57 wherein the chipset isolated  
2     nub loader hash and the chipset isolated hash log are stored in the chipset storage.

1           59.     The computer program product of claim 58 wherein the software hash and  
2     the nonce are provided by a process nub.

1           60.     The computer program product of claim 59 wherein the output data  
2     include the signature.

1           61.     A system comprising:  
2                 at least one processor operating in a secure environment, the at least one processor  
3     having one of a normal execution mode and an isolated execution mode;  
4                 a memory coupled to the at least one processor, the memory having an isolated  
5     memory area accessible to the at least one processor in the isolated execution mode; and  
6                 a chipset coupled to the at least one processor and the memory, the chipset having  
7     a circuit, the circuit comprising:  
8                     an interface to map a device via a bus to an address space of the chipset in  
9                     the secure environment, and  
10                    a communication storage corresponding to the address space to allow the  
11                    device to exchange security information with the at least one processor in  
12                    the isolated execution mode in a remote attestation.

1           62.     The system of claim 61 wherein the security information includes at least  
2     one of a static public key and a static key certificate.

1           63.     The system of claim 62 wherein the interface comprises:  
2                 a decoder to decode the address space onto the bus so that an access to the chipset  
3     is passed to the device.

1           64.    The system of claim 63 wherein the device accesses a chipset storage via  
2   the address space.

1           65.    The system of claim 64 wherein the communication storage comprises:  
2           a configuration storage to store device configuration information.

1           66.    The system of claim 65 wherein the communication storage further  
2   comprises:  
3           a status register to store device status of the device;  
4           a command register to store a device command for a command interface set; and  
5           an input/output block (IOB) to store input and output data corresponding to the  
6   command.

1           67.    The system of claim 66 wherein the configuration storage comprises:  
2           a public key storage to store the static public key;  
3           a key certificate storage to store the static key certificate; and  
4           an interface set storage to store an interface set identifier, the interface set  
5   identifier identifying a command interface set supported by the device.

1           68.    The system of claim 67 wherein the configuration storage further  
2 comprises:

3           a manufacturer identifier storage to store a manufacturer identifier; and

4           a revision storage to store a revision identifier.

1           69.    The system of claim 67 wherein the command interface set is an  
2 initialization set, the initialization set supporting a reset command and a connect  
3 command.

1           70.    The system of claim 67 wherein the command interface set is an  
2 attestation set, the attestation set performing at least one of a public key enumeration, a  
3 key certificate enumeration, and a signing operation.

1           71.    The system of claim 70 wherein the status register comprises:  
2           a connection field to provide a connection status to indicate that the device is  
3 responsive to the connect command; and

4           an estimate field to provide an estimate of processing time for an operation  
5 specified in the command.

1           72.     The system of claim 71 wherein the status register further comprises:  
2           a self-test field to indicate status of a self test in response to the reset command.

1           73.     The system of claim 70 wherein the public key enumeration enumerates an  
2           additional public key other than the static public key.

1           74.     The system of claim 70 wherein the key certificate enumeration  
2           enumerates an additional key certificate other than the static key certificate.

1           75.     The system of claim 70 wherein the sign operation generates a signature to  
2           attest validity of the secure environment using a private key provided by the chipset.

1           76.     The system of claim 75 wherein the signature corresponds to signing a  
2           chipset parameter.

1           77.     The system of claim 76 wherein the chipset parameter is one of a chipset  
2           isolated nub loader hash, a chipset isolated hash log, a software hash, and a nonce.

1           78.     The system of claim 77 wherein the chipset isolated nub loader hash and  
2     the chipset isolated hash log are stored in the chipset storage.

1           79.     The system of claim 78 wherein the software hash and the nonce are  
2     provided by a process nub.

1           80.     The system of claim 79 wherein the output data include the signature.



## **ABSTRACT OF THE DISCLOSURE**

In an embodiment of the present invention, a technique is provided for remote attestation. An interface maps a device via a bus to an address space of a chipset in a secure environment for an isolated execution mode. The secure environment is associated with an isolated memory area accessible by at least one processor. The at least one processor operates in one of a normal execution mode and the isolated execution mode. A communication storage corresponding to the address space allows the device to exchange security information with the at least one processor in the isolated execution mode in a remote attestation.

100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000




FIG. 1A

FIG. 1B is a block diagram of a system architecture showing memory access and execution rings.




FIG. 1B




FIG. 1C

159

FIG. 2





FIG. 2



372




FIG. 4

Handwritten text at the top of the page, possibly a date or reference number.

240

Handwritten mark, possibly a signature or initials.

SELF-TEST 510	CONNECTED 520	ESTIMATE 530	RESERVED 540
------------------	------------------	-----------------	-----------------

Fig. 5

P. 8629



**DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION  
(FOR INTEL CORPORATION PATENT APPLICATIONS)**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

**ATTESTATION KEY MEMORY DEVICE AND BUS**

the specification of which

☒ is attached hereto.  
☐ was filed on \_\_\_\_\_ as \_\_\_\_\_  
 United States Application Number \_\_\_\_\_  
 or PCT International Application Number \_\_\_\_\_  
 and was amended on \_\_\_\_\_  
 (if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s):

APPLICATION NUMBER	COUNTRY (OR INDICATE IF PCT)	DATE OF FILING (day, month, year)	PRIORITY CLAIMED UNDER 37 USC 119
			<input type="checkbox"/> No <input type="checkbox"/> Yes
			<input type="checkbox"/> No <input type="checkbox"/> Yes
			<input type="checkbox"/> No <input type="checkbox"/> Yes

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below:

APPLICATION NUMBER	FILING DATE

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

APPLICATION NUMBER	FILING DATE	STATUS (ISSUED, PENDING, ABANDONED)

I hereby appoint the persons listed on Appendix A hereto (which is incorporated by reference and a part of this document) as my respective patent attorneys and patent agents, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

Send correspondence to:

Thinh V. Nguyen, Reg. No. 42,034, BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN, LLP

(Name of Attorney or Agent)

12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025 and direct telephone calls to:

Thinh V. Nguyen, (714) 557-3800.

(Name of Attorney or Agent)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

**Full Name of Sole/First Inventor** (given name, family name)

**Carl M. Ellison**

Inventor's Signature \_\_\_\_\_

Date \_\_\_\_\_

Residence Portland, Oregon USA

Citizenship USA

(City, State)

(Country)

P. O. Address 1818 N.W. 28th Avenue

Portland, Oregon 97210-2214 USA

**Full Name of Second/Joint Inventor** (given name, family name)

**Roger A. Golliver**

Inventor's Signature \_\_\_\_\_

Date \_\_\_\_\_

Residence Beaverton, Oregon USA  
(City, State)

Citizenship USA  
(Country)

P. O. Address 13340 S. W. Violet Ct.  
Beaverton, Oregon 97008 USA

**Full Name of Third/Joint Inventor** (given name, family name)

**Howard C. Herbert**

Inventor's Signature \_\_\_\_\_

Date \_\_\_\_\_

Residence Phoenix, Arizona USA  
(City, State)

Citizenship USA  
(Country)

P. O. Address 16817 South 1st Drive  
Phoenix, Arizona 85045 USA

**Full Name of Fourth/Joint Inventor** (given name, family name)

**Derrick C. Lin**

Inventor's Signature \_\_\_\_\_

Date \_\_\_\_\_

Residence Foster City, California USA  
(City, State)

Citizenship USA  
(Country)

P. O. Address 113 Barkentine Street  
Foster City, California 94404 USA

**Full Name of Fifth/Joint Inventor** (given name, family name)

**Francis X. McKeen**

Inventor's Signature \_\_\_\_\_

Date \_\_\_\_\_

Residence Portland, Oregon USA  
(City, State)

Citizenship USA  
(Country)

P. O. Address 10612 N. W. LeMans Ct.  
Portland, Oregon 97229 USA

**Full Name of Sixth/Joint Inventor** (given name, family name)

**Gil Neiger**

Inventor's Signature \_\_\_\_\_

Date \_\_\_\_\_

Residence Portland, Oregon USA

(City, State)

Citizenship USA

(Country)

P. O. Address 2424 N. E. 11th Avenue

Portland, Oregon 97212 USA

**Full Name of Seventh/Joint Inventor** (given name, family name)

**Ken Reneris**

Inventor's Signature \_\_\_\_\_

Date \_\_\_\_\_

Residence Wilbraham, Massachusetts USA

(City, State)

Citizenship USA

(Country)

P. O. Address 8 Red Gap Road

Wilbraham, Massachusetts 01095 USA

**Full Name of Eighth/Joint Inventor** (given name, family name)

**James A. Sutton**

Inventor's Signature \_\_\_\_\_

Date \_\_\_\_\_

Residence Portland, Oregon USA

(City, State)

Citizenship USA

(Country)

P. O. Address 20205 N. W. Paulina Drive

Portland, Oregon 97229 USA

**Full Name of Ninth/Joint Inventor** (given name, family name)

**Shreekant S. Thakkar**

Inventor's Signature \_\_\_\_\_

Date \_\_\_\_\_

Residence Portland, Oregon USA

(City, State)

Citizenship United Kingdom

(Country)

P. O. Address 150 S.W. Moonridge Place

Portland, Oregon 92775 USA

**Full Name of Tenth/Joint Inventor** (given name, family name)

**Millind Mittal**

Inventor's Signature \_\_\_\_\_

Date \_\_\_\_\_

Residence Palo Alto, CA USA

(City, State)

Citizenship USA

(Country)

P. O. Address 800 E. Charleston Road, #29

Palo Alto, CA 94303 USA

**Full Name of Eleventh/Joint Inventor** (given name, family name)

Inventor's Signature \_\_\_\_\_

Date \_\_\_\_\_

Residence \_\_\_\_\_

(City, State)

Citizenship \_\_\_\_\_

(Country)

P. O. Address \_\_\_\_\_

## APPENDIX A

I hereby appoint BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, a firm including: William E. Alford, Reg. No. 37,764; Farzad E. Amini, Reg. No. 42,261; Amy M. Armstrong, Reg. No. 42,265; Aloysius T. C. AuYeung, Reg. No. 35,432; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, Reg. No. 41,600; Jordan Michael Becker, Reg. No. 39,602; Bradley J. Berezna, Reg. No. 33,474; Michael A. Bernadicou, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; Gregory D. Caldwell, Reg. No. 39,926; Ronald C. Card, Reg. No. 44,587; Thomas M. Coester, Reg. No. 39,637; Donna Jo Coningsby, Reg. No. 41,684; Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Robert Andrew Diehl, Reg. No. 40,992; Matthew C. Fagan, Reg. No. 37,542; Tarek N. Fahmi, Reg. No. 41,402; George L. Fountain, Reg. No. 36,374; Paramita Ghosh, Reg. No. 42,806; James Y. Go, Reg. No. 40,621; James A. Henry, Reg. No. 41,064; Willmore F. Holbrow III, Reg. No. 41,845; Sheryl Sue Holloway, Reg. No. 37,850; George W. Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; William W. Kidd, Reg. No. 31,772; Sang Hui Kim, Reg. No. 40,450; Eric T. King, Reg. No. 44,188; Erica W. Kuo, Reg. No. 42,775; Michael J. Mallie, Reg. No. 36,591; Paul A. Mendonsa, Reg. No. 42,879; Darren J. Milliken, Reg. No. 42,004; Chun M. Ng, Reg. No. 36,878; Thien T. Nguyen, Reg. No. 43,835; Thanh V. Nguyen, Reg. No. 42,034; Dennis A. Nicholls, Reg. No. 42,036; Lisa A. Norris, Reg. No. 44,976; Daniel E. Ovanezian, Reg. No. 41,236; William F. Ryann, Reg. No. 44,313; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Jeffrey S. Smith, Reg. No. 39,377; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. 42,179; Edwin H. Taylor, Reg. No. 25,129; Joseph A. Twarowski, Reg. No. 42,191; Lester J. Vincent, Reg. No. 31,460; Glenn E. Von Tersch, Reg. No. 41,364; John Patrick Ward, Reg. No. 40,216; Charles T. J. Weigell, Reg. No. 43,398; James M. Wu, Reg. No. 45,241; Steven D. Yates, Reg. No. 42,242; and Norman Zafman, Reg. No. 26,250; my attorneys; and Andrew C. Chen, Reg. No. 43,544; Justin M. Dillon, Reg. No. 42,486; and John F. Travis, Reg. No. 43,203; my patent agents, of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (714) 557-3800, and Alan K. Aldous, Reg. No. 31,905; Robert D. Anderson, Reg. No. 33,826; Joseph R. Bond, Reg. No. 36,458; Richard C. Calderwood, Reg. No. 35,468; Jeffrey S. Draeger, Reg. No. 41,000; Cynthia Thomas Faatz, Reg. No. 39,973; Sean Fitzgerald, Reg. No. 32,027; John N. Greaves, Reg. No. 40,362; Seth Z. Kalson, Reg. No. 40,670; David J. Kaplan, Reg. No. 41,105; Charles A. Mirho, Reg. No. 41,199; Leo V. Novakoski, Reg. No. 37,198; Naomi Obinata, Reg. No. 39,320; Thomas C. Reynolds, Reg. No. 32,488; Kenneth M. Seddon, Reg. No. 43,105; Mark Seeley, Reg. No. 32,299; Steven P. Skabrat, Reg. No. 36,279; Howard A. Skaist, Reg. No. 36,008; Steven C. Stewart, Reg. No. 33,555; Raymond J. Werner, Reg. No. 34,752; Robert G. Winkle, Reg. No. 37,474; and Charles K. Young, Reg. No. 39,435; my patent attorneys, and Thomas Raleigh Lane, Reg. No. 42,781; Calvin E. Wells, Reg. No. P43,256; Peter Lam, Reg. No. 44,855; and Gene I. Su, Reg. No. 45,140; my patent agents, of INTEL CORPORATION; and James R. Thein, Reg. No. 31,710, my patent attorney; with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.